utca mother board for FMC ADC daughter cards

Similar documents
2. From where the latest Software Development Kit for the EVM can be downloaded?

2. From where the latest Software Development Kit for the EVM can be downloaded?

MGL Avionics EFIS G2 and iefis. Guide to using the MGL RDAC CAN interface with the UL Power engines

A Novel Approach For Error Detection And Correction Using Prefix-Adders

INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND TECHNOLOGY (IJARET)

SyScan Singapore Coaching a Squad of

Implementation and Estimation of Delay, Power and Area for Parallel Prefix Adders

Design and Estimation of delay, power and area for Parallel prefix adders

Comparative Analysis of Adders Parallel-Prefix Adder for Their Area, Delay and Power Consumption

Australian Journal of Basic and Applied Sciences. Performance Analysis of Different Types of Adder Using 3-Transistor XOR Gate

User s Guide. High Performance Linear Products SLOU119

KiwiSDR Quick Start Guide

16-BIT CARRY SELECT ADDER. Anushree Garg B.Tech Scholar, JVW, University, Rajasthan, India

40GBASE-T / Category 8 Update. Ing. Davide Badiali, RCDD Technical Manager CommScope Athens, 11 November 2013

Design of High Speed Vedic Multiplier Using Carry Select Adder with Brent Kung Adder

ethercon solutions for multichannel audio, video, and mixed signal distribution* *: and more!

Design of 32 bit Parallel Prefix Adders

Design of 16-Bit Adder Structures - Performance Comparison

FPGA Implementation of Efficient 16-Bit Parallel Prefix Kogge Stone Architecture for Convolution Applications Geetha.B 1 Ramachandra.A.

Design of Carry Select Adder with Binary Excess Converter and Brent Kung Adder Using Verilog HDL

SMARTKITTY SELFCLEANING LITTER BOX

The Impact of Gigabit LTE Technologies on the User Experience

Design of Low Power and High Speed Carry Select Adder Using Brent Kung Adder

Sheepdog: Alternative software-defined storage on your OpenStack cloud

Practical Attacks against the MSP430 BSL

Smart Automatic Cat Feeding Machine (SACFM) (sack-ff-mm)

Pixie-7P. Battery Connector Pixie-7P Fuse* Motor. 2.2 Attaching the Motor Leads. 1.0 Features of the Pixie-7P: Pixie-7P Batt Motor

Performance Analysis of HOM in LTE Small Cell

DEVISE AND INFERENCE OF DELAY, POWER AND AREA FOR ANALOGOUS PREFIX ADDERS

Design of Modified Low Power and High Speed Carry Select Adder Using Brent Kung Adder

Comparison of Parallel Prefix Adders Performance in an FPGA

REVIEW OF CARRY SELECT ADDER BY USING BRENT KUNG ADDER

For more information:

ISL55185 EVM Getting Started

Pet Selective Automated Food Dispenser

Part Number: CAT6+ UTP PVC PATCH CORDS CAT6+ Patch Cord, UTP, PVC

$30, 30 Minutes, 30 Networks

FPGA-based Emotional Behavior Design for Pet Robot

TPS204xB/TPS205xB Current-Limited, Power-Distribution Switches data sheet (SLVS514)

Pareto Points in SRAM Design Using the Sleepy Stack Approach

Design of Carry Select Adder Using Brent Kung Adder and BEC Adder

Effective Vaccine Management Initiative

Election Commission of India. Training on Use of Electronic Voting Machine

Simrad ITI Trawl monitoring system

Complete Solutions for BROILER BREEDERS

Status of Electronics Upgrades to the LANL Green is Clean Phoswich Detector Systems 16419

Design of a High Speed Adder

Part Number: CAT6+ UTP PVC PATCH CORDS CAT6+ Patch Cord, UTP, PVC

Getting Started. Instruction Manual

Retriever & Pup Wireless Network PRODUCT MANUAL

Implementation of 16-Bit Area Efficient Ling Carry Select Adder

DIGITUS Network Cabinet Unique Series, 600, 800 mm width - 600, 800, 1000, 1200 mm depth

A Biomimetic Haptic Sensor

Simulation of the ASFA system in an ERTMS simulator

BuzziVille Product Specification Sheet

Retriever & Pup Wireless Network PRODUCT MANUAL

Pet Selective Automated Food Dispenser

Retriever & Pup Wireless Network PRODUCT MANUAL

Designing, simulation and layout of 6bit full adder in cadence software

THE EFIGENIA EJ-1B MOZART S/VTOL

YELLOW VIBRATION BARK COLLAR

product specification sheet Subtitle (optional)

DESIGN AND SIMULATION OF 4-BIT ADDERS USING LT-SPICE

Benjamin Wang. Lakshman One School of Engineering Science Simon Fraser University Burnaby, British Columbia V5A 1S6. RE: Letter of Transmittal

Single Port Modular Jacks

Getting Started. Device Overviews. Setting Up the Pro 550 System Before you can use the Pro 550 system, you must set up the devices.

MODLINK MSDD Front Panel Interfaces

ABSTRACT. This paper describes the project with emphasis on the dog-collar hardware, behavior-classification software, and feasibility testing.

XL³ 400 class II insulated distribution cabinets and cable compartments

PetSpy Premium Dog Training Collar, Models M919-1/M919-2

BuzziPicNic. Title product specification sheet Subtitle (optional) untem aut event et oditati squamus. buzzi.

Upgrade KIT IV Operation Manual

EX3 Stepper-Motor Driven Electronic Expansion Valve Technical Data

Sub: Use of EVM in the elections- additional transparency measures

User s Guide. October 2000 MSDS 1394 SLLU017

Columbarium Niches. The Memorial. The Internment Ceremony. Our goal is to provide elegant columbaria at affordable prices to meet your expectations.

Introduction to Realtime Linux

OPERATION AND MAINTENANCE MANUAL

GARNET STATIC SHOCK BARK COLLAR

EBARA FLOW SWITCH CONTROLLED BOOSTER SYSTEM

Electronic Voting Machine ( EVM) -preparedness for elections

All rights reserved. Under the copyright laws, this manual may not be copied, in whole or in part, without the written consent of Garmin.

All Dogs Parkour Exercises (Interactions) updated to October 6, 2018

A Consideration on Making Internet Environment in Shinkansen Faster

Delta Upland Owner s Manual

TRELLEBORG MARINE SYSTEMS VERSION 4.0

/ /03

IEEE Std 592 Test Program using Current Cable Accessories and Installation Practices

REPORT ON SCOTTISH EID TRIALS

Pareto Points in SRAM Design Using the Sleepy Stack Approach

GARNET STATIC SHOCK BARK COLLAR

Creating Strategic Capital for EVM. EVA th June 2012 Andrew Hill PROJECT CONTROLS CONSULTING

6.836 Embodied Intelligence Final Project: Tom and Jerry. Gleb Chuvpilo, Jessica Howe chuvpilo, May 15, 2002

HORTONVILLE AREA SCHOOL DISTRICT 7551 / Page 1 of 6 ANIMALS ON SCHOOL PROPERTY

Delta Upland Owner s Manual

Guide Dogs Puppy Development and Advice Leaflet. No. 9 Transport and Transportation

AnOn. Behav., 1971, 19,

Modeling and Control of Trawl Systems

General Judging Standards & Course Design for UKI

Delta Upland XC. Owner s Manual. March 2015 Printed in Taiwan _0A

Transcription:

utca mother board for FMC ADC daughter cards Stefan Korolczuk National Centre for Nuclear Research, Otwock-Świerk, Poland Warsaw, 2011 S. Korolczuk (NCBJ) Fast EVM Warsaw 2011 1 / 17

Agenda 1 Introduction 2 Carrier Board 3 Analog mezzanines 4 Board Features 5 Design difficulties 6 Project Status S. Korolczuk (NCBJ) Fast EVM Warsaw 2011 2 / 17

Introduction Project Goals: Primary - upgrade of Bunch Arrival Time Monitor electronics (ACB2.1 board) utca platform for direct sampling board (Samer Bou Habib) Basic Features: Support for high accuracy (up to 16 bits) and high speed (up 1GSPS) ADCs utca format - officially chosen for X-FEL and FLASH electronics, Application specific (analog) part on FMC mezzanines Common components (FPGA, power supplies, etc.) are placed on base board Commercial FMC modules can be used Dedicated FMC modules (for BAM) can be designed and reused in future in other projects High performance Virtex-5 FPGA used S. Korolczuk (NCBJ) Fast EVM Warsaw 2011 3 / 17

Carrier Board RJ45 and USB Support for double width or two single width FMC AMC.4 compatibility with IPMI support High performance FPGA on board FMC Mezzanine FMC connector FMC connector Power supplies Virtex 5 FXT FPGA DDR2 SO-DIMM Power supplies AMC connector S. Korolczuk (NCBJ) Fast EVM Warsaw 2011 4 / 17

Analog mezzanines - FMC FMC - FPGA Mezzanine Card Standard (ANSI/VITA 57.1) Commercial standard (Xilinx involved in standard definition) I/O mezzanine module, works intimately with an FPGA minimize signal latency maximize data throughput. S. Korolczuk (NCBJ) Fast EVM Warsaw 2011 5 / 17

Block Diagram S. Korolczuk (NCBJ) Fast EVM Warsaw 2011 6 / 17

Board Features Two single or one double size FMC mezzanine support Over 70 differential pairs or 140 single ended signals available for each FMC slot Four Gigabit serial channels per FMC slot Virtex5 FXT70 FPGA with embedded PowerPC440 processor DDR2 SO-DIMM connector IPMI unit Advanced configuration modes with fail-safe configuration memory CF card as a configuration memory, and non-volatile storage for embedded systems Serial port and JTAG over USB Gigabit Ethernet PHY and RJ45 socket for stand-alone operation Watchdog and configuration supervisor implemented in separate small FPGA AMC.4 communication lanes: Gigabit Ethernet PCI Express Two point-2-point links Two M-LVDS links CLKA and CLKB routed to FPGA JTAG S. Korolczuk (NCBJ) Fast EVM Warsaw 2011 7 / 17

Difficulties - Schematics Understanding standards and products (a lot of reading...): AMC4 FMC DDR2 Xilinx products Clock generation and distribution circuits FMC and FPGA clock domains FPGA programming S. Korolczuk (NCBJ) Fast EVM Warsaw 2011 8 / 17

Difficulties - PCB High speed signal integrity FPGA fanout signals (more than 90% of 1136 FPGA pins usage) DDR2 layout Power Distribution Network Gigabit transceivers Clock distribution network FMC differential lines matched length: two HPC FMC slots - 160 differential data lines + clock + Gb lanes 8 clock domains with matched signal lengths (more than 16 diff pairs in one domain) Signals matching is better than 10ps S. Korolczuk (NCBJ) Fast EVM Warsaw 2011 9 / 17

Project Status Board has been send to production - expected on 1.01.2012 VHDL projects for testing following peripherals has been developed: DDR2 memory Gigabit Ethernet FMC connectors (path from connector to first flip-flop) S. Korolczuk (NCBJ) Fast EVM Warsaw 2011 10 / 17

Board Layout - Top 16-layers board, FR408 epoxy laminate and pre-preg. S. Korolczuk (NCBJ) Fast EVM Warsaw 2011 11 / 17

Component Placement - Top Spartan3AN BPI FLASH PROG FLASH FMC #2 Power Modules Virtex5 CLK GEN AMC CONNECTOR PHY SystemACE USB 2.0 FMC #1 DDR2-SODIMM Power Modules JTAG HDR RJ45 S. Korolczuk (NCBJ) Fast EVM Warsaw 2011 12 / 17

Board Layout - Bottom S. Korolczuk (NCBJ) Fast EVM Warsaw 2011 13 / 17

Component Placement - Bottom USB IPMI uc CF slot S. Korolczuk (NCBJ) Fast EVM Warsaw 2011 14 / 17

Component Height Restriction S. Korolczuk (NCBJ) Fast EVM Warsaw 2011 15 / 17

Signal Layers S. Korolczuk (NCBJ) Fast EVM Warsaw 2011 16 / 17

The End Thank you for your attention S. Korolczuk (NCBJ) Fast EVM Warsaw 2011 17 / 17